At a glance
Cadence is hiring a Lead Product Engineer in San Jose, CA. It is a full-time role in Hardware & Semiconductors, first listed on November 1. The advertised pay is $119,000–$221,000 a year. The description mentions RTL design, Python, Machine learning and CAD. Cadence has 99 other openings in the US, 76 of them in San Jose, CA. Across all employers on USA Jobs 24 there are 57 Hardware & Chips openings in San Jose, CA today; the typical one asks for 8 years and advertises about $200,000 a year at the midpoint.
About this role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
High-performance and Power-Critical CPU and/or GPU Implementation and Methodology Engineer
Responsibilities / Skills
· Full-chip and block-level implementation from RTL to Signoff, including place-and-route, timing closure, physical verification, power analysis, and optimization.
- Strong understanding of physical design fundamentals including floorplanning, placement, clock tree synthesis, routing, timing analysis, signal integrity, IR drop, and electromigration.
- Experience with timing closure methodologies for setup, hold, power, and area optimization.
- Familiarity with low-power implementation techniques including UPF/CPF, power gating, multi-voltage designs, clock gating, and leakage optimization.
- Need to be automation savvy and able to develop scripts, utilities, and methodologies to improve productivity and design quality.
- Prior experience in Python, Tcl, Perl, Shell, or other programming/scripting languages is a plus.
- Exposure to machine learning and AI-assisted optimization techniques is a plus.
- Familiarity with industry-standard implementation and signoff tools
- Understanding of advanced technology nodes (5nm and below) and associated challenges including congestion, variability, power integrity, and manufacturability is desirable.
- Strong debugging and problem-solving skills with the ability to analyze complex design issues and drive them to resolution.
- Good communication skills and ability to work effectively with cross-functional teams including architecture, RTL, verification, methodology, and CAD teams.
- Experience with data analytics, design-space exploration, or AI-driven optimization frameworks for improving PPA and productivity is highly desirable.
- Experience in PPA optimization, design convergence, benchmarking, methodology development, and large-scale CPU/GPU implementation is a plus.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
USA Jobs 24 copied this listing from Cadence's official careers site on November 1, 2026 and checked it again November 2, 5:17 AM ET. Cadence will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Similar hardware & chips jobs in San Jose, CA
Sr. Staff SWE - Splunk Security Core AI Agentic SOC (hybrid)
Cisco
Shape technical direction and lead ambiguous, cross-team Agentic SOC capabilities from concept through measurable production improvement.
- San Jose, CA; San Francisco, CA
- Hybrid
- $214,100–$309,800 a year
Senior CAD Engineer - Layout/Verification/Simulation
Micron
Develop, enhance, and debug CAD tools, automation, and flows for custom IC design, layout, simulation, and verification.
- Boise, ID; San Jose, CA
- $104,000–$221,000 a year
Principal Product Engineer (Analog Design Automation)
Cadence
We are looking for a Product Engineer to drive the development and customer adoption of Analog Design automation flows in Virtuoso, including AI Driven optimization, parasitic‑aware design…
- San Jose, CA
- $136,500–$253,500 a year
Quantum Product Engineer
Cadence
The ideal candidate will have substantial experience in quantum engineering, specifically in working with cross-functional teams to develop integrated Quantum Design Automation solutions.
- San Jose, CA
- $154,000–$286,000 a year
Product Engineer (Analog Circuit Design)
Cadence
The Product Engineer will be a Technical Evangelist for our Analog Design Environment (ADE) tools and Agentic workflows related to the circuit design which provide a powerful interactive…
- San Jose, CA
- $114,800–$213,200 a year