Summary written by USA Jobs 24 from Intel's advert and our data on 17,035 current US jobs. How we check every job
At a glance
Intel is hiring a Principal Engineer, SOC Performance Architecture in Santa Clara, CA; Austin, TX. It is a full-time role in Hardware & Semiconductors, asking for at least 12 years of experience, first listed on November 5. The advertised pay is $220,920–$311,890 a year. The description mentions Statistics. Intel has 99 other openings in the US, 28 of them in Santa Clara, CA. Across all employers on USA Jobs 24 there are 60 Hardware & Chips openings in Santa Clara, CA today; the typical one asks for 8 years and advertises about $213,000 a year at the midpoint.
How the pay compares
Intel advertises $220,920 to $311,890 a year, a midpoint of $266,405 a year. Where an offer lands in a range usually depends on experience and on the exact location. That is higher than about 93% of the 131 hardware & chips jobs across the US that publish a yearly rate on USA Jobs 24, where the typical midpoint is $190,000 a year. To see roughly what this leaves after federal and Oregon tax, try our take-home pay calculator.
Skills in this advert
How often each skill named in this advert appears across the 293 hardware & chips jobs we list today.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Intel's Workday site on November 5 and checked it again November 5, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in Santa Clara, CA (or one of 1 other locations). If you would need to move, ask whether relocation help is offered.
- Match the experience. The advert asks for at least 12 years of experience. If you are a little short, a close match on the skills in the advert can still win an interview.
- Tailor your resume. Use the advert's own words, such as Statistics, wherever they are true for you. Our resume guide shows how.
- Know your number. Decide the lowest offer you would accept before the first call. Our salary negotiation guide explains how to ask for more.
- Apply only through Intel's own site. Our Apply button goes straight to Intel's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Intel
Intel has 100 openings on USA Jobs 24 today across 9 states. Most are in software & IT (44), hardware & chips (14) and operations (11). The biggest locations are Phoenix, AZ (39), Santa Clara, CA (29) and Austin, TX (12). None of them is fully remote, 23% are open to entry-level candidates and 100% show pay. We collect Intel's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Intel's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from IntelHide the advert891 words
Job Details:
Job Description:
The Role and Impact
As a Principal Engineer in SoC Performance Architecture, you will be at the forefront of developing and driving the end-to-end architectural Power and Performance specifications for cutting-edge, modular, and scalable Datacenter Products that will power the next generation of computing. This role offers the unique opportunity to influence the technical direction of both Intel and the broader industry, ensuring our leadership in performance, power efficiency, and scalability. Your contributions will directly impact Intel's ability to deliver innovative solutions across diverse market segments, from high-performance computing to ultra-low power products. This is a pivotal position that combines technical strategy, architectural innovation, and leadership to shape the future of the Intel Datacenter organization.
Key Responsibilities
- Drive the development of SOC Architecture PnP specifications, including product viability of feature requirements through SOC and IP Modeling, and hardware-software interoperability throughout the product lifecycle.
- Define and evaluate feasibility tradeoffs for performance, power, frequency, area, and features to meet Datacenter Product requirements across multiple segments.
- Conceptualize, invent, and specify modeling of architectural and microarchitecture features that deliver optimized product requirements for varying use cases.
- Develop and document new methodologies to support emerging use cases, improve existing ones, and extend Performance and Power predictive modeling impact.
- Model SOC Performance and Power, analyze current bottlenecks, and explore novel approaches for future workloads.
- Create tests, test plans, and testing infrastructure for new architectures and features, conduct simulations, and analyze test results using advanced statistical models and data predictions.
- Provide experimental proof-of-concept solutions to propose design alternatives that meet constraints related to performance, power, area, and timing.
- Collaborate with cross-functional teams including architects, design, verification, and validation engineers to execute project requirements seamlessly.
- Deliver new microarchitecture modeling and resolve issues during feature implementation to improve product design and overcome challenges.
- Influence and challenge cross-functional roadmaps while defining technology targets for future Datacenter products.
- Mentor and develop technical leaders, foster community growth, and act as a change agent while exemplifying Intel values in every aspect of your work.
We invite you to join Intel and play a critical role in shaping the future of technology while growing your career in a collaborative, innovative, and inspiring environment.
Qualifications:
Minimum Qualifications
- Bachelor's degree in Computer Engineering, Electrical Engineering, Computer Science, or a related field, and 12+ years of relevant experience; or Master's degree and 10+ years of relevant experience; or PhD and 8+ years of relevant experience.
- 10+ years of experience in Performance architecture and microarchitecture, bottleneck analysis, and optimization for Server workloads.
- 10+ years of experience in testing and simulation tools, advanced statistical modeling, and data-driven predictions.
- 10+ years of experience delivering experimental proof-of-concept solutions and driving end-to-end execution of architectural designs.
Preferred Qualifications
- Track record of influencing technical strategy and leading cross-functional teams to achieve organizational goals.
- 10+ years of experience mentoring and developing technical leaders and fostering innovation within a team or organization.
- Exceptional communication skills and the ability to challenge, inspire, and lead diverse groups.
- Familiarity with industry trends and the ability to align technical vision with market demands to maintain leadership in performance, power optimization, and scalability.
Job Type:
Experienced HireShift:
Shift 1 (United States of America)Primary Location:
US, Oregon, HillsboroAdditional Locations:
US, California, Santa Clara, US, Texas, AustinPosting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.USA Jobs 24 copied this listing from Intel's official careers site on November 5, 2026 and checked it again November 5, 5:17 AM ET. Intel will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in Oregon by email
Similar hardware & chips jobs in Santa Clara, CA
Senior Principal Engineer-DFT
Marvell
Bachelor's degree in Computer Science, Electrical Engineering or related fields and 15+ years of related professional experience.
- Santa Clara, CA
- 15+ yrs
NewSr Staff Engineer-DFT
Marvell
BS in EE/CE with 8+ years or MS in EE/CE with 5+ years of DFT experience on complex SoCs, with multiple tape-outs and silicon bring-ups
- Santa Clara, CA
- 8+ yrs
NewStaff Engineer- DFT
Marvell
BS/MS in EE/CE; 5+ years of DFT experience, MS in EE/CE: 3+ years of experience. Hands-on with scan/ATPG/MBIST/JTAG using Synopsys or Siemens tools.
- Santa Clara, CA
- 5+ yrs
NewSenior DFT Engineer - Post Silicon
NVIDIA
Drive post-silicon enablement of DFT capabilities from initial silicon bring-up through production ramp and lifecycle support.
- Santa Clara, CA; Austin, TX
- 8+ yrs
NewVLSI Timing Methodology Intern - Summer 2027
NVIDIA
Research and develop compact device and system models to predict silicon, both time-0 and aged, timing behavior in pre-silicon simulation world
- Santa Clara, CA
New Internship